The Implementation of Testing Board for Single Event Upsets

Young Hwan Lho*
Department of Digital and Information Communication, Woosong University
17-2 Jayang-Dong, Dong-Gu, Daejon, Korea, 300-100

Ki Yup Kim **
Radiation Application Team, Korea Atomic Energy Research Institute
P.O. Box 105, Yusong-Gu, Daejon, Korea, 305-600

Abstract

One of the major problem encountered in nuclear plants and satellites design is EMI (Electro-Magnetic Interference) and EMC (Electro-Magnetic Compatibility). Here, our focus is to implement the test board for checking SEU (Single Event Upsets); the effects of protons on the electronic system. The SEU results from the level change of stored information due to photon radiation and temperature in the space environment. The impact of SEU on PLD (Programmable Logic Devices) technology is most apparent in ROM/SRAM/DRAM devices wherein the state of storage cell can be upset. In this paper, a simple and powerful test techniques is suggested, and the results are presented for the analysis and future reference. In our experiment, the proton radiation facility (having the energy of 50 MeV with a beam current of 60 uA of cyclotron) available at KIRAMS (Korea Institute of Radiological Medical Sciences) has been applied on a commercially available SRAM manufactured by Hynix Semiconductor Company.

Key Word : Proton, radiation, SEU, PLD, SRAM

Introduction

Radiation hardening electronic parts are to be used for satellites and nuclear power plants due to various kinds of radiation particles in space and radiation environment. For the past 40 years, countries with advance of radiation technology are conducting research in the field of radiation effects of passive and active components for electronic circuit mainly for space and defence. The researchers in these countries have been sharing many reports that lead to exchanges of radiation technology. However, the level of the technology in Korea is far behind and it is time for concentrated effort should be made. In order to subject the components and the circuits in the radiation environment, we need the radiation simulation facility. The types of radiation are generally divided into particle radiation and photon radiation. The particle radiation consists of the charged particles which have protons, electrons, α particles, ions, and neutral particles in the form of the neutrons.

When an energetic nuclear particle penetrates any semiconductor material, it loses energy through Rutherford scattering with the semiconductor lattice structure. Unlike total dose radiation [1,2] which causes gradual global degradation of device parameters and dose-rate radiation which

* Associate Professor
E-mail : yhlho@lion.woosong.ac.kr, TEL : 042-630-9702 FAX : 042-630-9280
** Principal Researcher

causes photocurrents in every junction of a circuit, a single event interaction is a very localized effect, and can lead to a seemingly spontaneous transient within a region of the circuit. If this transient influences a node which is storing information, it may lead to an upset; that is, the corruption of the information to an unrecognizable, unreadable, or unstable state.

TID (Total Ionizing Dose) can be caused by either the natural environment such as electrons or protons trapped in the Van Allan Belts [3] or by x-rays and gamma rays, engendered by a nuclear weapon detonation, impinging on a semiconductor device. The Van Allen belt is a region of charged particles trapped by the earth's magnetic field. The region closest to the earth is composed mainly of protons, while electrons extend out to 35,000 miles. In most cases, Van Allen protons and electrons consist of the primary classical radiation problem for spacecraft. The maximum proton fluxes are about 10^4 protons/cm^2 [6], which converts to 0.001 rad/sec. The electron flux is around 1×10^{10} electrons/cm^2, which changes to about 0.028 rad/sec at the worst altitude. In case the solar flares occur, the proton flux may increase several orders of magnitude for a few days.

SEE (Single Event Effects) can be engendered by the impact of either heavy ions or energetic protons and neutrons, that occur naturally in space or the atmosphere, on sensitive areas in micro-circuits in nuclear power plant. These particles deposit ionizing energy into the circuit that can cause either a 'soft' or non-permanent error or, in some cases, permanent damage to the circuit. Concerning PLD technology, the most important SEEs are SEU (Single Event Upset), SEL (Single Event Latchup), SEB (Single Event Burnout), SET (Single Event Transient), and SED (Single Event Disturb), etc.

SEU in SRAM

The phenomena of upset is a corrupted electrical state, and an error is the finalized effect of that state. Localized information errors due to SEUs can be either transient, permanent, or static. Transient errors are spurious signals that can pass through the circuit paths during one clock cycle. Permanent errors are frequently called hard errors owing to their destructive, non-correctable origins. In this case, the single event causes physical damage to the circuit, resulting in a non-correctable error. SEB in power transistors is an example of hard errors. Single-event soft errors due to SEUs belong to a class or errors that are static latched by the circuitry but can be corrected by outside control.

When caused by a burst of ionizing radiation from an extended source, it is generally referred to as a transient upset; when caused by a single energetic ion, it is generally referred to as a SEU. Memory data loss in a number of satellite systems has occurred because of cosmic-ray induced SEU in MOS memory circuits. Information is stored as charge, and the node storing the information comprises the gate node of one inverter and the output node of the other inverter in the cell. In a SRAM cell, the stored charge is continuously refreshed. For a single event, which affects only one information node of the SRAM cell, to reverse its logic state, the induced perturbation must exceed the restorative capability of the cell. Protons occur in every imaginable orbit with variations in spectral energy composition, arrival rates, and sometimes arrival trajectories. The three sources [3] are trapped protons in the inner Van Allen radiation belt, the proton component of solar particle events and hydrogen nuclei from intergalactic cosmic rays.

The upset rate calculation depends on knowing the LET (Linear Energy Transfer) dependence of the device sensitivity. For SEU testing, the result of any SEU test is to provide a user with the information needed to accurately predict the SEU rate. The basis of any SEU rate calculation is the cross-section (σ) as a function of LET and the LET is the $LET_0 \sec\theta$. The cross-section is given by equation (1).

$$\sigma = (N/F) \sec\theta \quad (1)$$

where N is the number of errors, F is the fluence, θ is the angle of incidence of the particle beam,

and LET_0 is defined as the LET at normal incidence to the device die of SRAM. The data [3] of errors, namely SEU, show a linear curve which is satisfied with equation (1) as the fluence increases. For a detailed discussion on SEU calculation, the NSREC 1997 has shown the data curve of linearity as well.

The near-Earth, interplanetary, and other planet proton environment models are available in the notes [3]. In order to experiment SEU of the SRAM, the Cyclotron accelerator at KIRAMS is utilized. The capacity of the accelerator has the maximum energy of 50 MeV and the beam current is 3 nA to 60 uA.

A commercial SRAM, attractive candidate for space applications have been irradiated with energetic protons to study resulting single event upsets. Upsets have been measured individually for each of these types of storage elements for both one-to-zero and zero-to-one upsets. Upsets can cause a variety of malfunctions. Additionally, proton causes occasional memory logic state exceptions to be invoked, albeit with lower statistics.

Implementation of testing controller board

The fundamental scheme of the micro-computer[4] as shown in Fig. 1 can be thought as the small size of computer. The basic structure of computer is input, output, control, and memory equipment. The operation and control equipment constructs CPU. The block diagram of a test board in Fig. 2 executes the functions of processor with 8031 chip, latch dividing address and data, EPROM controlling processor, GAL setting memory map, SRAM in stand alone to be irradiated to proton, 8255 for extending the bus line, and FND counting the time and the number of upsets. The commands are come to CPU through the input equipment and then are carried out. After the micro-computer completes the operation, one sends the results to the output equipment. The 8031 is one-chip micro-computer with four kinds of input/output ports for 8 bits operation, clock generator of 11.0592 Mhz, two 16 bits timer/counter (T0, T1) for 4 kinds of modes, and one serial communication port, which can be used for input/output extension mode.



Fig. 1. A block diagram of a micro-computer

1. Hardware structure

1) Structure of 8031

The 8031 chip should use ROM outside the 8031 chip since it does not have ROM in 8031 itself. In case the output memory will not be used, all pins can be used for the common input/output mode. However, the output memory is utilized since 2 ports can be switched for bus operation in order to control the address and data bus.

2) Address latch

The 74HC573 [4] shown in the table 1 is used for address latch. The port of OC (output control) is connected to ground, and C (control) can be the state of '0' or '1'. The state of '0' makes the input signals to D1 ~ D8 ports be delivered to Q1 ~ Q8 as the output, and the one of '1' makes them keep up the previous data. The D1 ~ D8 ports are connected to port 0 of CPU, and C (11) is to ALE port of 8051 processor. As the result, the address signal (port 0) is sent to Q ports through D port of 74HC573 and keeps the signal until the next signal of ALE comes in.



Fig. 2. A block diagram of a test board

Table 1. Truth table of 74HC573

Input			Output
OC	C	D	(Q)
0	1	0	0
0	1	1	1
0	0	X	Q
1	X	X	Z

3) GAL16V8

The circuit of address decoder is used for establishing the memory map, which plays the role of assigning the addresses of the devices of ROM, RAM, or I/O to be used. Then, all devices can be executed by the assigned addresses. Here, the assignment of input/output equipment is called I/O map, assigning the memory address is accomplished by memory map. The circuit for choosing memory map is consisted of 'NOT', 'AND', 'OR' gate, and decoder (74LS139). The construction tends to be complex and needs more space in the board, and GAL (Gate Array Logic), which is one of PLD IC's, is utilized.

The functions of each pins [4] are defined as

Input: /RD, /WR, PSEN, A15, A14, A13, A12, A11, A10, A9

Output: /CS3, /CS2, /CS1, /CS0, LCD_EN, /RAM_WE, /RAM_OE, /ROM, CS

A kind of GAL can be chosen after confirming the number of input and output. Here, GAL16V8 is selected since the number of the input is 16 and that of the output is 8.

4) SRAM

The product of SRAM(HY62CT08081E) is a 62256 family, in which the memory size is 256 Kbit and the number of pins is 28. The pin number and the pin array are shown in the reference [4]. The SRAM has the function of Read/Write instead of Read which is used in EPROM/EEPROM.

2. Software structure

1) Functions

- 8051 test board header files supplied by Keil PK51 8051 C Compiler. The header files are for carrying out code, data, page, and outside memory.
- FND program assigning the addresses of 5 kinds of 7 segments
- 2 addresses of control register operate 2 kinds of 8255's, respectively
- Delay for representing time by FND
- Control input/output of 8255 after initializing

2) main program
- assigning data for representing number at segment
- calling 8255 function
- setting 300 seconds
- making operation program for counting the numbers of upsets by reading the memory ROM data outside
- writing data in FND
- adding program for writing data at RAM

3) GAL software
- burning the .JED file by ROM writer after creating the file through compiling by ABEL
- setting up input/output of PIN except Vcc is assigned to PIN20 and GND is PIN_10 as default
- controlling logic operation of addresses

Experimental Results

A commercial grade Hynix SRAM, an attractive candidate for radiation applications of semiconductor products, has been irradiated with energetic protons to study resulting single event upsets. While no latch-ups occurred, the GAL, EPROM, FND, and 8031 processors, etc. are soft to upset from energetic protons, and a variety of lockups were observed. The testing controller board is surrounded by plumbum (Pb) blocks at the Cyclotron accelerator to minimize the effect of proton particles. The monitor with remote camera equipped to check upsets is put outside the experimental room.

Upsets testing on the Hynix SRAM is made quite difficult by the test board sensitivity. There are two main steps to test registers used for SRAM: (1) loading registers of interest with known patterns before irradiating and (2) inspecting them for upset bits afterward. The SRAM is handled by suitable complexity in the software executing during irradiation. Arbitrary 2048 bits of '1 (one)' or '0 (zero)' data are loaded on the memory component, and the software program is run to count upsets of one-to-zero or zero-to-one in SRAM.

The applied proton energy of the cyclotron accelerator is 25 MeV, and the beam currents are 1 uA , 2 uA, and 3.1 uA, respectively. The proton is irradiated with normal incidence on the center of the chip of SRAM for 300 seconds. The testing controller board, as shown in Fig. 3, manufactured by the researchers at Woosong University, Korea, is surrounded by plumbum blocks to protect the proton particles of about 1×10^{13} particles/cm^2.

Fig. 3. The testing controller board surrounded by plumbum (Pb) blocks at the Cyclotron accelerator



Fig. 4. Number of upsets('1' → '0') of SRAM under 25 MeV energy and 1 uA beam current



Fig. 5. Number of upsets('1' → '0') of SRAM under 25 MeV energy and 2 uA beam current

The energy of 25 MeV and the beam current of 1 uA is irradiated, the number of upsets is up to maximum of 8 for 290 seconds. The increasing shape is like the exponential curve as shown in Fig. 4. The energy of 25 MeV and the beam current of 2 uA is applied, the number of upsets is reached to 8 for the shorter time of 100 seconds as shown in Fig. 5. The energy of 25 MeV and the beam current of 3.1uA is irradiated, it takes just 50 seconds to reach 8 upsets as shown in Fig. 6. It has been observed that as the beam increases the upset time decreases drastically. From Fig. 4, it may be noted that the upset time is very large and the penetration time to upset the content is nonlinear as the beam current is just 1 uA though the proton energy remains same as 25 MeV. Fig. 6 reveals that the upset of 8 is reached in just 50 seconds for beam current 3.1 uA compared to 1 uA beam current, it takes about 6 times (about 280 seconds). This is evident from Fig. 4 and Fig 6. The upset is directly related to beam current which settles linearly [3, 5] from nonlinear one as the beam current increases.



Fig. 6. Number of upsets('1' → '0') of SRAM under 25 MeV energy and 3.1 uA beam current

Conclusion

The testing controller board has been first implemented with 8031 processor in Korea, and the number of upsets increases linearly as shown in Fig. 6 when the proton energy of 25 MeV and the beam current of 3.1 uA at the Cyclotron accelerator of KIRAMS is applied to the commercial Hynix SRAM as time passes.

Under the test method, a simple self-inspection program for interface and operation is running during Proton irradiation. This result turned out to be quite successful to establish the fundamental concept of the test method through the implementation of testing board for SEU which is one of the most important issue in the radiation hardening technology.

Acknowledgments

The project has been carried out under the Nuclear R&D program by MOST of Korea.

References

1. P. Khosropour, K.F. Galloway, D. Zupac, R.D. Schrimpf, and P. Calvel, "Application of Test Method 1019.4 to Non-hardened Power MOSFETs", 1993 RADECS Record, pp. 303-305 and IEEE Trans. Nucl. Sci., vol. 41, pp. 555-560, 1994.

2. The Technical Reports for Radiation Effects, 1988, Neamen, Univ. of New Mexico, ALBQ, NM, U.S.A.

3. 1997 IEEE Nuclear and Space Radiation Effects Conference Short Course, July 1997.

4. Jung Sang Bong, Jung Kyung IL, and Hong Seung Hong, "Microprocessor application Robot Manufacture", 2002.

5. Gary Swift, Steven Guertin and Farhad Farmanesh, "Measurement of the PowerPC750 Upset Susceptibility to Protons and Heavy Ions", 2001, JPL/CIT.

6. Radiation Effects Research Program at IUCF Newsletter, March 2003.